



a third metal layer disposed under the first metal layer.

7. (Amended) The semiconductor device according to claim 6, wherein the third metal layer comprises a nickel-based alloy layer, a gold layer, and a laser-cut metal layer including one of a nickel layer and a chromium layer.

8. (Amended) The semiconductor device according to claim 7, wherein the third metal layer is selected from the group consisting of a single layer of gold, and a plurality of layers including a titanium layer and a gold layer, on the laser-cut metal layer.

9. (Amended) The semiconductor device according to claim 6, wherein the first metal layer comprises one selected from the group consisting of a palladium layer and a titanium layer under the palladium layer, and a single layer.

10. (Amended) The semiconductor device according to claim 6, wherein the second metal layer is selected from the group consisting of Ni-P alloy, Ni-B alloy, and Ni-B-W alloy.

*IN THE ABSTRACT*

*Replace the abstract with:*

ABSTRACT OF THE DISCLOSURE

A semiconductor device having a plated heat sink (PHS) layer on the back surface, preventing a short circuit between a bonding wire, and a first metal layer. A method of making a semiconductor device including forming a catalyst layer on a bottom of a first separation groove in the front surface of a semiconductor substrate, and forming the first metal layer selectively in the first separation groove by electroless plating, using the catalyst layer as a catalyst.